

Notice of References Cited		Application/Control No.	Applicant(s)/Patent Under Reexamination	
		10/073,597	LINCOLN, PATRICK D.	
		Examiner	Art Unit	Page 1 of 1
		Magid Y Dimyan	2825	

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-2003/0058697	03-2003	Tour et al.	365/200
	B	US-6,560,758	05-2003	Jain, Jawahar	716/7
	C	US-6,430,511	08-2002	Tour et al.	702/19
	D	US-6,322,713	11-2001	Choi et al.	216/38
	E	US-6,320,200	11-2001	Reed et al.	257/40
	F	US-2002/0053063	05-2002	Bhattacharya et al.	716/1
	G	US-6,499,129	12-2002	Srinivasan et al.	716/4
	H	US-6,487,106	11-2002	Kozicki, Michael N.	365/153
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Reed, M.A., et al "The Design and Measurement of Molecular Electronic Switches and Memories", 2001 IEEE International Solid State Circuits Conference, ISSCC Digest of Technical Papers, Feb. 5 - 7, 2001, pp. 114-115,437.
	V	Tour, J.M., et al "Nanocell Logic Gates for Molecular Computing", IEEE Transactions on Nanotechnology, Vol. 1, No. 2, June 2002, pp. 100-109.
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.